

Sveučilište J.J. Strossmayera u Osijeku
Odjel za matematiku


GRAĐA RAČUNALA
(predavanja u ak. god. 2005./2006.)

doc.dr.sc. Goran Martinović
www.etfos.hr/~martin
goran.martinovic@etfos.hr
Tel: 031 224-766
Soba: 0-15

Osijek, 2006.


1

UVOD U RAČUNALA




Opća organizacija računala

2




3



4

Koraci izvođenja programa
Smještenog u programskoj
Memoriji
(dohvati - dekodiraj - izvrši)



BROJEVI, KODOVI I ARITMETIKA

Decimalni i binarni ekvivalenti

Powers of 10	10^3	10^2	10^1	10^0
Place value	1000s	100s	10s	1s

Decimal 1 3 2 7
 Decimal 1000 + 300 + 20 + 7 = 1327

(a) Place values in a decimal number

Powers of 2	2^3	2^2	2^1	2^0
Place value	8s	4s	2s	1s

Binary 1 0 0 1
 Decimal 8 + 0 + 0 + 1 = 9

(b) Place values in a binary number

Decimal		Binary				Decimal		Binary			
10s	1s	8s	4s	2s	1s	10s	1s	8s	4s	2s	1s
0					0		8	1	0	0	0
1					1		9	1	0	0	1
2				1	0	1	0	1	0	1	0
3				1	1	1	1	1	0	1	1
4		1	0	0	0	1	2	1	1	0	0
5		1	0	1		1	3	1	1	0	1
6		1	1	0		1	4	1	1	1	0
7		1	1	1		1	5	1	1	1	1

Powers of 2	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0
Place value	128s	64s	32s	16s	8s	4s	2s	1s


Binary	1	0	1	1	0	1	1	0			
Decimal	128	+	32	+	16	+	4	+	2	=	182

(a) Binary-to-decimal conversion

$$10110110_2 = 182_{10}$$

(b) Subscripts designate the base of the number

Potencije broja 2




Primjer pretvorbe DEC -> BIN

7


DEC, HEX i BIN sustavi

Decimal	Hexadecimal	Binary			
		8s	4s	2s	1s
0	0	0	0	0	0
1	1	0	0	0	1
2	2	0	0	1	0
3	3	0	0	1	1
4	4	0	1	0	0
5	5	0	1	0	1
6	6	0	1	1	0
7	7	0	1	1	1
8	8	1	0	0	0
9	9	1	0	0	1
10	A	1	0	1	0
11	B	1	0	1	1
12	C	1	1	0	0
13	D	1	1	0	1
14	E	1	1	1	0
15	F	1	1	1	1

Primjeri pretvorbe



(a) Binary-to-hexadecimal conversion




(b) Hexadecimal-to-binary conversion

8

Powers of 16	16^3	16^2	16^1	16^0
Place value	4096s	256s	16s	1s

Hexadecimal	2		C		6		E	
	↓		↓		↓		↓	
	4096		256		16		1	
	×2		×12		×6		×14	
Decimal	<u>8192</u>	+	<u>3072</u>	+	<u>96</u>	+	<u>14</u>	= 11,374 ₁₀

(a) Hexadecimal-to-decimal conversion



(b) Decimal-to-hexadecimal conversion

Primjeri pretvorbe

9

Decimal	BCD			
	8s	4s	2s	1s
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

(a) The 8421 BCD code

Decimal	3	6	9	1
	↓	↓	↓	↓
BCD	0011	0110	1001	0001

(b) Decimal-to-BCD conversion

BCD	1000	0000	0111	0010
	↓	↓	↓	↓
Decimal	8	0	7	2

(c) BCD-to-decimal conversion

8421 kod i primjeri pretvorbe

10

Brojevi s predznakom
i njihovi binarni ekvivalenti

Decimal	Representation of signed numbers	
+127	0111 1111	Positive numbers represented the same as in straight binary
⋮	⋮	
+8	0000 1000	
+7	0000 0111	
+6	0000 0110	
+5	0000 0101	
+4	0000 0100	
+3	0000 0011	
+2	0000 0010	
+1	0000 0001	
+0	0000 0000	Negative numbers represented in 2s complement form
-1	1111 1111	
-2	1111 1110	
-3	1111 1101	
-4	1111 1100	
-5	1111 1011	
-6	1111 1010	
-7	1111 1001	
-8	1111 1000	
⋮	⋮	
-128	1000 0000	

13

Decimal	9	(Step 1) Write decimal
	↓	(Step 2) Convert to binary
Binary	00001001	
	↓	(Step 3) Complement each bit
1s complement	11110110	
	+ 1	(Step 4) Add +1
2s complement	$\frac{11110111}{-9}$	

(a) Forming the 2s complement of a negative number

2s complement	11110000	(Step 1) Write 2s complement
	↓	(Step 2) Complement each bit
1s complement	00001111	
	+ 1	(Step 3) Add +1
Binary	$\frac{00010000}{16}$	

(b) Finding the decimal equivalent for a 2s complement number

Pronalaženje decimalnog ekvivalenta za dvojni komplement broja 14

$$\begin{array}{r}
 \text{Augend} \quad (+5) \quad 00000101 \\
 \text{Addend} \quad + (+3) \quad + 00000011 \\
 \hline
 \text{Sum} \quad (+8) \quad 00001000
 \end{array}$$

(a) 2s complement addition problem

$$\begin{array}{r}
 \text{Augend} \quad (+7) \quad 00000111 \\
 \text{Addend} \quad + (-3) \quad + 11111011 \\
 \hline
 \text{Sum} \quad (+4) \quad 100000100
 \end{array}$$

↓
Discard overflow

(b) 2s complement addition problem

$$\begin{array}{r}
 \text{Augend} \quad (+3) \quad 00000011 \\
 \text{Addend} \quad + (-8) \quad + 11111000 \\
 \hline
 \text{Sum} \quad (-5) \quad 11111011
 \end{array}$$

(c) 2s complement addition problem

$$\begin{array}{r}
 \text{Augend} \quad (-2) \quad 11111110 \\
 \text{Addend} \quad + (-5) \quad + 11111011 \\
 \hline
 \text{Sum} \quad (-7) \quad 11111001
 \end{array}$$

↓
Discard overflow

(d) 2s complement addition problem

Aritmetika dvojnog komplementa - zbrajanje

15

$$\begin{array}{r}
 \text{Minuend} \quad (+8) \\
 \text{Subtrahend} \quad - (+5) = 00000101 \\
 \hline
 \text{Difference} \quad (+3)
 \end{array}
 \xrightarrow[\text{2s complement}]{\text{Convert to}}
 \begin{array}{r}
 00001000 \\
 + 11111011 \\
 \hline
 100000011
 \end{array}$$

↓
Discard overflow


(a) 2s complement subtraction problem using addition

$$\begin{array}{r}
 \text{Minuend} \quad (+2) \\
 \text{Subtrahend} \quad - (+6) = 00000110 \\
 \hline
 \text{Difference} \quad (-4)
 \end{array}
 \xrightarrow[\text{2s complement}]{\text{Convert to}}
 \begin{array}{r}
 00000010 \\
 + 11111010 \\
 \hline
 11111100
 \end{array}$$

(b) 2s complement subtraction problem using addition

Aritmetika dvojnog komplementa – oduzimanje pomoću zbrajanja


16



(a) Typical binary memory contents in a microcomputer

Sadržaj i interpretiranje sadržaja memorije

17



(b) The microprocessor's interpretations of the contents of memory

Sadržaj i interpretiranje sadržaja memorije

18

Dio liste ASCII
skupa znakova

Character	ASCII	Character	ASCII
Space	010 0000	A	100 0001
!	010 0001	B	100 0010
"	010 0010	C	100 0011
#	010 0011	D	100 0100
\$	010 0100	E	100 0101
%	010 0101	F	100 0110
&	010 0110	G	100 0111
'	010 0111	H	100 1000
(	010 1000	I	100 1001
)	010 1001	J	100 1010
*	010 1010	K	100 1011
+	010 1011	L	100 1100
,	010 1100	M	100 1101
-	010 1101	N	100 1110
.	010 1110	O	100 1111
/	010 1111	P	101 0000
0	011 0000	Q	101 0001
1	011 0001	R	101 0010
2	011 0010	S	101 0011
3	011 0011	T	101 0100
4	011 0100	U	101 0101
5	011 0101	V	101 0110
6	011 0110	W	101 0111
7	011 0111	X	101 1000
8	011 1000	Y	101 1001
9	011 1001	Z	101 1010

19


Logički sklopovi,
funkcije i
tablice stanja

OSNOVNI DIGITALNI SKLOPOVI


Logic function	Logic gate symbol	Truth table	Boolean expression																								
Inverter	 Input Output	<table><tr><th>Input</th><th>Output</th></tr><tr><td>A</td><td>$\bar{A}$</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	Input	Output	A	$\bar{A}$	0	1	1	0	$A = \bar{A}$																
Input	Output																										
A	$\bar{A}$																										
0	1																										
1	0																										
AND NAND	 Inputs Output 	<table><tr><th colspan="2">Inputs</th><th colspan="2">Outputs</th></tr><tr><th>B</th><th>A</th><th>AND</th><th>NAND</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>	Inputs		Outputs		B	A	AND	NAND	0	0	0	1	0	1	0	1	1	0	0	1	1	1	1	0	$A \cdot B = Y$ $\overline{A \cdot B} = Y$
Inputs		Outputs																									
B	A	AND	NAND																								
0	0	0	1																								
0	1	0	1																								
1	0	0	1																								
1	1	1	0																								
OR NOR	 Inputs Output 	<table><tr><th colspan="2">Inputs</th><th colspan="2">Outputs</th></tr><tr><th>B</th><th>A</th><th>OR</th><th>NOR</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>	Inputs		Outputs		B	A	OR	NOR	0	0	0	1	0	1	1	0	1	0	1	0	1	1	1	0	$A + B = Y$ $\overline{A + B} = Y$
Inputs		Outputs																									
B	A	OR	NOR																								
0	0	0	1																								
0	1	1	0																								
1	0	1	0																								
1	1	1	0																								
Exclusive OR Exclusive NOR	 Inputs Output 	<table><tr><th colspan="2">Inputs</th><th colspan="2">Outputs</th></tr><tr><th>B</th><th>A</th><th>XOR</th><th>XNOR</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>	Inputs		Outputs		B	A	XOR	XNOR	0	0	0	1	0	1	1	0	1	0	1	0	1	1	0	1	$A \oplus B = Y$ $\overline{A \oplus B} = Y$
Inputs		Outputs																									
B	A	XOR	XNOR																								
0	0	0	1																								
0	1	1	0																								
1	0	1	0																								
1	1	0	1																								

20


Problem invertora




Problem EX-ILI vrata



(a) AND-gate problem



(b) OR-gate problem




(c) XOR-gate problem


Inputs					Output	Inputs					Output
D	C	B	A	Y		D	C	B	A	Y	
0	0	0	0	0		1	0	0	0	0	
0	0	0	1	0		1	0	0	1	0	
0	0	1	0	0		1	0	1	0	1	
0	0	1	1	0		1	0	1	1	0	
0	1	0	0	0		1	1	0	0	0	
0	1	0	1	0		1	1	0	1	0	
0	1	1	0	0		1	1	1	0	0	
0	1	1	1	0		1	1	1	1	0	

(a) Converting truth table to equivalent Boolean expression

$$\rightarrow D \cdot \bar{C} \cdot B \cdot \bar{A} = Y$$



(b) Converting Boolean expression to logic-symbol diagram



(c) Simplified logic-symbol diagram

Kombinirani
logički
sklopovi

Inputs				Output	Inputs				Output
D	C	B	A	Y	D	C	B	A	Y
0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	1	0	0	1	0
0	0	1	0	0	1	0	1	0	0
0	0	1	1	0	1	0	1	1	0
0	1	0	0	0	1	1	0	0	0
0	1	0	1	0	1	1	0	1	1
0	1	1	0	0	1	1	1	0	0
0	1	1	1	0	1	1	1	1	0

Pretvorba
tablice stanja u
minterme


$$\rightarrow D \cdot \bar{C} \cdot \bar{B} \cdot \bar{A}$$

or

$$\rightarrow D \cdot C \cdot \bar{B} \cdot A$$

(a) Converting truth table to equivalent minterm Boolean expression

Inputs



Pretvorba
mintermi
u shemu sklopa


Output

$$D \cdot \bar{C} \cdot \bar{B} \cdot \bar{A} + D \cdot C \cdot \bar{B} \cdot A = Y$$

(b) Converting minterm Boolean expression into a logic-symbol diagram

3

D bistabil




(a) Logic symbol for D flip-flop

Mode of operation	Inputs		Outputs	
	D	CK	Q	$\bar{Q}$
Set	1	↑	1	0
Reset	0	↑	0	1
Hold	X	No clock pulse	Same as before	

0 = LOW
1 = HIGH
X = irrelevant
↑ = LOW-to-HIGH transition of the clock pulse

(b) Mode-truth table for D flip-flop

4-bitni bistabil




(a) Logic symbol for 4-bit transparent latch

Mode of operation	Inputs		Output
	D	E	Q
Data enabled	0	1	0
	1	1	1
Data latched	X	0	Same as before

0 = LOW
1 = HIGH
X = irrelevant

(b) Mode-truth table for latch

JK bistabil



(a) Logic symbol for JK flip-flop


Mode of operation	Inputs			Outputs	
	J	K	CK	Q	$\bar{Q}$
Toggle	1	1	$\downarrow$	Opposite state	
Set	1	0	$\downarrow$	1	0
Reset	0	1	$\downarrow$	0	1
Hold	0	0	$\downarrow$	No change	

0 = LOW
1 = HIGH
 $\downarrow$ = HIGH-to-LOW transition of the clock pulse


(b) Mode-truth table for JK flip-flop

25

KODERI, DEKODERI I 7-SEGMENTNI POKAZIVAČI




(a) Simplified block diagram of calculator circuit



(b) Logic diagram of keyboard-encoder circuits


26



(c) Logic diagram of decoder-display circuits

27

Three-state sabirnički spremnik




(a) Logic symbol for three-state bus buffer

Mode of operation	Inputs		Output
	$\bar{E}$	A	
Enabled	0	0	0
	0	1	1
Disabled	1	0	High impedance (output voltage floats)
	1	1	

(b) Mode-truth table for three-state bus buffer

Three-state sabirnički sklop



(a) Logic diagram for three-state bus transceiver


Control inputs		Operation
Enable	Direction	
$\bar{G}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation (high Z)

H = HIGH logic level
L = LOW logic level
X = irrelevant

(b) Mode-truth table for three-state bus transceiver

Address	Bit <i>D</i>	Bit <i>C</i>	Bit <i>B</i>	Bit <i>A</i>
Word 0				
Word 1				
Word 2				
Word 3				
Word 4				
Word 5				
Word 6				
Word 7				
Word 8				
Word 9				
Word 10				
Word 11				
Word 12	0	1	0	1
Word 13				
Word 14				
Word 15				

16x4 RAM



(b) Logic symbol for a 16 x 4 bit RAM

Mode of operation	Control inputs		Outputs
	$\overline{CS}$	$\overline{WE}$	$\overline{O}$
Write	0	0	Logical 1 state
Read	0	1	Complement of data stored in memory
Hold	1	X	Logical 1 state

X = irrelevant

(c) Mode-truth table for 64-bit RAM