

**Sveučilište J.J. Strossmayera u Osijeku**  
**Odjel za matematiku**


**GRAĐA RAČUNALA**  
(predavanja u ak. god. 2005./2006.)

**doc.dr.sc. Goran Martinović**  
[www.etfos.hr/~martin](http://www.etfos.hr/~martin)  
[goran.martinovic@etfos.hr](mailto:goran.martinovic@etfos.hr)  
Tel: 031 224-766  
Soba: 0-15

Osijek, 2006.



1

**UVOD U RAČUNALA**




Opća organizacija računala

2



Koraci izvođenja programa  
Smještenog u programskoj  
Memoriji  
(dohvati - dekodiraj - izvrši)



### BROJEVI, KODOVI I ARITMETIKA

#### Decimalni i binarni ekvivalenti

Powers of 10	$10^3$	$10^2$	$10^1$	$10^0$	
Place value	1000s	100s	10s	1s	
Decimal	1	3	2	7	
Decimal	1000	+ 300	+ 20	+ 7	= 1327

(a) Place values in a decimal number

Powers of 2	$2^3$	$2^2$	$2^1$	$2^0$	
Place value	8s	4s	2s	1s	
Binary	1	0	0	1	
Decimal	8	+ 0	+ 0	+ 1	= 9

(b) Place values in a binary number

Decimal	Binary				Decimal	Binary				
	10s	8s	4s	2s		10s	8s	4s	2s	1s
0					0	8	1	0	0	0
1					1	9	1	0	0	1
2			1	0	1	0	1	0	1	0
3			1	1	1	1	1	0	1	1
4		1	0	0	1	2	1	1	0	0
5		1	0	1	1	3	1	1	0	1
6	1	1	0		1	4	1	1	1	0
7	1	1	1		1	5	1	1	1	1

Powers of 2	$2^7$	$2^6$	$2^5$	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$
Place value	128s	64s	32s	16s	8s	4s	2s	1s


Binary	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>
Decimal	128		32	+	16	+	4	+
								=
								182

(a) Binary-to-decimal conversion

$$10110110_2 = 182_{10}$$

(b) Subscripts designate the base of the number

### Potencije broja 2



Primjer pretvorbe DEC -> BIN

7

### DEC, HEX i BIN sustavi

Decimal	Hexadecimal	Binary			
		8s	4s	2s	1s
0	0	0	0	0	0
1	1	0	0	0	1
2	2	0	0	1	0
3	3	0	0	1	1
4	4	0	1	0	0
5	5	0	1	0	1
6	6	0	1	1	0
7	7	0	1	1	1
8	8	1	0	0	0
9	9	1	0	0	1
10	A	1	0	1	0
11	B	1	0	1	1
12	C	1	1	0	0
13	D	1	1	0	1
14	E	1	1	1	0
15	F	1	1	1	1

### Primjeri pretvorbe

Binary	<b>0011</b>	<b>1010</b>
	↓	↓
Hexadecimal	<b>3</b>	<b>A</b>

(a) Binary-to-hexadecimal conversion

Hexadecimal	<b>7</b>	<b>F</b>
	↓	↓
Binary	<b>0111</b>	<b>1111</b>


(b) Hexadecimal-to-binary conversion

8

Powers of 16	$16^3$	$16^2$	$16^1$	$16^0$
Place value	4096s	256s	16s	1s

Hexadecimal	<b>2</b>	<b>C</b>	<b>6</b>	<b>E</b>
	↓	↓	↓	↓
	4096	256	16	1
	$\times 2$	$\times 12$	$\times 6$	$\times 14$
Decimal	$\frac{8192}{3072}$	+	$\frac{96}{14}$	=    11,374 <sub>10</sub>

(a) Hexadecimal-to-decimal conversion



(b) Decimal-to-hexadecimal conversion

Primjeri pretvorbe

9

Decimal	BCD			
	8s	4s	2s	1s
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

(a) The 8421 BCD code

Decimal	3	6	9	1
BCD	↓	↓	↓	↓
	0011	0110	1001	0001

(b) Decimal-to-BCD conversion

BCD	1000	0000	0111	0010
Decimal	↓	↓	↓	↓
	8	0	7	2

(c) BCD-to-decimal conversion

8421 kod i primjeri pretvorbe

10

(a) Rules for binary addition

Augend	0	0	1				
Addend	+0	+1					
Sum	$\frac{0}{0}$	$\frac{+1}{1}$	$\frac{1}{10}$	$\frac{1}{11}$	$\frac{1}{11}$	$\frac{1}{11}$	$\frac{1}{11}$

Annotations: "Carry out to next more significant place" points to the first column; "Carry in from next less significant place" points to the second column.

(b) Binary addition problem

Augend	1	1	1					Carries
Addend	0	0	1	1				11
Sum	$\frac{+0}{0}$	$\frac{0}{0}$	$\frac{1}{0}$	$\frac{1}{10}$	$\frac{+42}{42}$	$\frac{01100101_2}{101_{10}}$	$\frac{59}{42}$	

### Binarno zbrajanje

(a) Rules for binary subtraction

Minuend	0	1	1	$\frac{0}{0}$			
Subtrahend	-0	-1	-0	$\frac{-1}{-1}$			
Difference	$\frac{0}{0}$	$\frac{0}{0}$	$\frac{-0}{1}$	$\frac{-1}{1}$			

(b) Binary subtraction problem

0	$\frac{1}{0}$	$\frac{10}{0}$	$\frac{7}{1}$
0	$\frac{0}{0}$	$\frac{0}{10}$	$\frac{-8}{5}$
-0	$\frac{0}{0}$	$\frac{1}{10}$	$\frac{-5}{7}$
0	$\frac{0}{0}$	$\frac{0}{0}$	$\frac{2}{8}_{10}$

### Binarno oduzimanje

11

(a) Rules for binary multiplication

Multiplicand	0	1	0	1			
Multiplier	$\times 0$	$\times 0$	$\times 1$	$\times 1$			
Product	$\frac{0}{0}$	$\frac{0}{0}$	$\frac{0}{0}$	$\frac{1}{1}$			

(b) Binary multiplication problem

1101	$\frac{13}{\times 101}$	$\frac{\times 5}{65_{10}}$
First partial product	$\frac{1101}{1101}$	
Second partial product	$\frac{0000}{0000}$	
Third partial product	$\frac{1101}{1101}$	
Final product	$\frac{1000001_2}{1000001_2}$	

### Binarno množenje

(a) Labeling storage locations in an 8-bit register

7	6	5	4	3	2	1	0
<input type="checkbox"/>							
128s	64s	32s	16s	8s	4s	2s	1s

Binary place values

(b) Positive numbers identified by a 0 in the sign bit location in the register

7	6	5	4	3	2	1	0
<input type="checkbox"/>							
(+)	64s	32s	16s	8s	4s	2s	1s

Binary place values

(c) Negative numbers identified by a 1 in the sign bit location in the register

7	6	5	4	3	2	1	0
<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
(-)	<input checked="" type="checkbox"/>	<input type="checkbox"/>					

sign bit      2s complement notation

Brojevi s predznakom

12

Brojevi s predznakom  
i njihovi binarni ekvivalenti

Decimal	Representation of signed numbers	
+127	0111 1111	
:	:	
+8	0000 1000	
+7	0000 0111	
+6	0000 0110	
+5	0000 0101	
+4	0000 0100	
+3	0000 0011	
+2	0000 0010	
+1	0000 0001	
+0	0000 0000	
-1	1111 1111	
-2	1111 1110	
-3	1111 1101	
-4	1111 1100	
-5	1111 1011	
-6	1111 1010	
-7	1111 1001	
-8	1111 1000	
:	:	
-128	1000 0000	

13

Decimal	9	Step 1 Write decimal
	↓	Step 2 Convert to binary
Binary	00001001	
	↓	Step 3 Complement each bit
1s complement	11110110	
	+ 1	Step 4 Add +1
2s complement	<u>11110111 = -9</u>	

(a) Forming the 2s complement of a negative number

2s complement	11110000	Step 1 Write 2s complement
	↓	Step 2 Complement each bit
1s complement	00001111	
	+ 1	Step 3 Add +1
Binary	<u>00010000 = 16</u>	

(b) Finding the decimal equivalent for a 2s complement number

Pronalaženje decimalnog ekvivalenta za dvojni komplement broja <sup>14</sup>

$$\begin{array}{r} \text{Augend} & (+5) & 00000101 \\ \text{Addend} & +(+3) & +00000011 \\ \hline \text{Sum} & (+8) & 00001000 \end{array}$$

(a) 2s complement addition problem

$$\begin{array}{r} \text{Augend} & (+7) & 00000111 \\ \text{Addend} & +(-3) & +1111101 \\ \hline \text{Sum} & (+4) & 00000100 \end{array}$$

Discard overflow

(b) 2s complement addition problem

$$\begin{array}{r} \text{Augend} & (+3) & 00000011 \\ \text{Addend} & +(-8) & +11111000 \\ \hline \text{Sum} & (-5) & 11111011 \end{array}$$

(c) 2s complement addition problem

$$\begin{array}{r} \text{Augend} & (-2) & 11111110 \\ \text{Addend} & +(-5) & +11111011 \\ \hline \text{Sum} & (-7) & 11111001 \end{array}$$

Discard overflow

(d) 2s complement addition problem

### Aritmetika dvojnog komplementa - zbrajanje

15

$$\begin{array}{r} \text{Minuend} & (+8) & 00001000 \\ \text{Subtrahend} & -(+5) = 00000101 & \xrightarrow{\substack{\text{Convert to} \\ \text{2s complement}}} +11111011 \\ \hline \text{Difference} & (+3) & 00000011 \end{array}$$

Discard overflow


(a) 2s complement subtraction problem using addition

$$\begin{array}{r} \text{Minuend} & (+2) & 00000010 \\ \text{Subtrahend} & -(+6) = 00000110 & \xrightarrow{\substack{\text{Convert to} \\ \text{2s complement}}} +11111010 \\ \hline \text{Difference} & (-4) & 11111100 \end{array}$$

(b) 2s complement subtraction problem using addition

### Aritmetika dvojnog komplementa – oduzimanje pomoću zbrajanja

16



(a) Typical binary memory contents in a microcomputer

Sadržaj i interpretiranje sadržaja memorije

17

Memory location (in decimal)	Address	Contents	Microprocessor's interpretation of memory words
100	0110 0100	1101 1011	Code for INPUT data instruction
101	0110 0101	0000 0001	Binary code for port 1 address
102	0110 0110	0011 0111	Code for MOVE data instruction
103	0110 0111	1100 1000	Binary code for memory address
104	0110 1000	1101 0011	Code for OUTPUT data instruction
105	0110 1001	0000 1010	Binary code for port 10 address
...	...	...	...
200	1100 1000	0100 0001	ASCII code for the letter A

(b) The microprocessor's interpretations of the contents of memory

Sadržaj i interpretiranje sadržaja memorije

18

Dio liste ASCII  
skupa znakova

Character	ASCII	Character	ASCII
Space	010 0000	A	100 0001
!	010 0001	B	100 0010
"	010 0010	C	100 0011
#	010 0011	D	100 0100
\$	010 0100	E	100 0101
%	010 0101	F	100 0110
&	010 0110	G	100 0111
,	010 0111	H	100 1000
(	010 1000	I	100 1001
)	010 1001	J	100 1010
*	010 1010	K	100 1011
+	010 1011	L	100 1100
.	010 1100	M	100 1101
-	010 1101	N	100 1110
.	010 1110	O	100 1111
/	010 1111	P	101 0000
0	011 0000	Q	101 0001
1	011 0001	R	101 0010
2	011 0010	S	101 0011
3	011 0011	T	101 0100
4	011 0100	U	101 0101
5	011 0101	V	101 0110
6	011 0110	W	101 0111
7	011 0111	X	101 1000
8	011 1000	Y	101 1001
9	011 1001	Z	101 1010



19

OSNOVNI DIGITALNI SKLOPOVI

Logički sklopovi,  
funkcije i  
tablice stanja

Logic function	Logic gate symbol	Truth table	Boolean expression																						
Inverter		<table border="1"> <thead> <tr> <th>Input</th><th>Output</th></tr> <tr> <th>A</th><th><math>\bar{A}</math></th></tr> </thead> <tbody> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </tbody> </table>	Input	Output	A	$\bar{A}$	0	1	1	0	$A = \bar{A}$														
Input	Output																								
A	$\bar{A}$																								
0	1																								
1	0																								
AND		<table border="1"> <thead> <tr> <th>Inputs</th><th>Outputs</th></tr> <tr> <th>A</th><th>B</th><th>AND</th><th>NAND</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Inputs	Outputs	A	B	AND	NAND	0	0	0	1	0	1	0	1	1	0	0	1	1	1	1	0	$A \cdot B = Y$
Inputs	Outputs																								
A	B	AND	NAND																						
0	0	0	1																						
0	1	0	1																						
1	0	0	1																						
1	1	1	0																						
NAND		<table border="1"> <thead> <tr> <th>Inputs</th><th>Outputs</th></tr> <tr> <th>A</th><th>B</th><th>AND</th><th>NAND</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Inputs	Outputs	A	B	AND	NAND	0	0	0	1	0	1	0	1	1	0	0	1	1	1	1	0	$\overline{A \cdot B} = Y$
Inputs	Outputs																								
A	B	AND	NAND																						
0	0	0	1																						
0	1	0	1																						
1	0	0	1																						
1	1	1	0																						
OR		<table border="1"> <thead> <tr> <th>Inputs</th><th>Outputs</th></tr> <tr> <th>A</th><th>B</th><th>OR</th><th>NOR</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Inputs	Outputs	A	B	OR	NOR	0	0	0	1	0	1	1	0	1	0	1	0	1	1	1	0	$A + B = Y$
Inputs	Outputs																								
A	B	OR	NOR																						
0	0	0	1																						
0	1	1	0																						
1	0	1	0																						
1	1	1	0																						
NOR		<table border="1"> <thead> <tr> <th>Inputs</th><th>Outputs</th></tr> <tr> <th>A</th><th>B</th><th>OR</th><th>NOR</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Inputs	Outputs	A	B	OR	NOR	0	0	0	1	0	1	1	0	1	0	1	0	1	1	1	0	$\overline{A + B} = Y$
Inputs	Outputs																								
A	B	OR	NOR																						
0	0	0	1																						
0	1	1	0																						
1	0	1	0																						
1	1	1	0																						
Exclusive OR		<table border="1"> <thead> <tr> <th>Inputs</th><th>Outputs</th></tr> <tr> <th>A</th><th>B</th><th>XOR</th><th>XNOR</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table>	Inputs	Outputs	A	B	XOR	XNOR	0	0	0	1	0	1	1	0	1	0	1	0	1	1	0	1	$A \oplus B = Y$
Inputs	Outputs																								
A	B	XOR	XNOR																						
0	0	0	1																						
0	1	1	0																						
1	0	1	0																						
1	1	0	1																						
Exclusive NOR		<table border="1"> <thead> <tr> <th>Inputs</th><th>Outputs</th></tr> <tr> <th>A</th><th>B</th><th>XOR</th><th>XNOR</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table>	Inputs	Outputs	A	B	XOR	XNOR	0	0	0	1	0	1	1	0	1	0	1	0	1	1	0	1	$\overline{A \oplus B} = Y$
Inputs	Outputs																								
A	B	XOR	XNOR																						
0	0	0	1																						
0	1	1	0																						
1	0	1	0																						
1	1	0	1																						

20



Inputs				Output	Inputs				Output
D	C	B	A	Y	D	C	B	A	Y
0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	1	0	0	1	0
0	0	1	0	0	1	0	1	0	0
0	0	1	1	0	1	0	1	1	0
0	1	0	0	0	1	1	0	0	0
0	1	0	1	0	1	1	0	1	1
0	1	1	0	0	1	1	1	0	0
0	1	1	1	0	1	1	1	1	0

Pretvorba  
tablice stanja u  
minterme


$$\rightarrow D \cdot \bar{C} \cdot \bar{B} \cdot \bar{A}$$

or

$$\rightarrow D \cdot C \cdot \bar{B} \cdot A$$

(a) Converting truth table to equivalent minterm Boolean expression

Inputs




Pretvorba  
mintermi  
u shemu sklopa

3

(b) Converting minterm Boolean expression into a logic-symbol diagram

### D bistabil




(a) Logic symbol for D flip-flop

Mode of operation	Inputs		Outputs	
	D	CK	Q	Q̄
Set	1	↑	1	0
Reset	0	↑	0	1
Hold	X	No clock pulse	Same as before	

0 = LOW  
1 = HIGH  
X = irrelevant  
↑ = LOW-to-HIGH transition of the clock pulse

(b) Mode-truth table for D flip-flop

### 4-bitni bistabil




(a) Logic symbol for 4-bit transparent latch

Mode of operation	Inputs		Output	
	D	E	Q	
Data enabled	0	1	0	
	1	1	1	
Data latched	X	0	Same as before	

0 = LOW  
1 = HIGH  
X = irrelevant

(b) Mode-truth table for latch

### JK bistabil



Mode of operation	Inputs			Outputs	
	J	K	CK	Q	$\bar{Q}$
Toggle	1	1	↓	Opposite state	
Set	1	0	↓	1	0
Reset	0	1	↓	0	1
Hold	0	0	↓	No change	


0 = LOW  
1 = HIGH  
↓ = HIGH-to-LOW transition of the clock pulse

(a) Logic symbol for JK flip-flop


(b) Mode-truth table for JK flip-flop

25

### KODERI, DEKODERI I 7-SEGMENTNI POKAZIVAČI




(a) Simplified block diagram of calculator circuit



(b) Logic diagram of keyboard-encoder circuits


26



(c) Logic diagram of decoder-display circuits

27

### Three-state sabirnički spremnik




(a) Logic symbol for three-state bus buffer

Mode of operation	Inputs		Output
	$\bar{E}$	A	
Enabled	0	0	0
	0	1	1
Disabled	1	0	High impedance (output voltage floats)
	1	1	

(b) Mode-truth table for three-state bus buffer

### Three-state sabirnički sklop



(a) Logic diagram for three-state bus transceiver

Control inputs		Operation
Enable	Direction	
$\bar{G}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation (high Z)

H = HIGH logic level  
L = LOW logic level  
X = irrelevant

(b) Mode-truth table for three-state bus transceiver

Address	Bit D	Bit C	Bit B	Bit A
Word 0				
Word 1				
Word 2				
Word 3				
Word 4				
Word 5				
Word 6				
Word 7				
Word 8				
Word 9				
Word 10				
Word 11				
Word 12	0	1	0	1
Word 13				
Word 14				
Word 15				

16x4 RAM

