

Sveučilište J.J. Strossmayera u Osijeku
Odjel za matematiku

GRAĐA RAČUNALA
(predavanja u ak. god. 2005./2006.)

doc.dr.sc. Goran Martinović
www.etfos.hr/~martin
goran.martinovic@etfos.hr
Tel: 031 224-766
Soba: 0-15

Osijek, 2006.

1

OSNOVE GRAĐE
MIKRORAČUNALA






Fig. 4-1 Microcomputer architecture



Pojednostavljena organizacija memorije





3



4





Sadržaj lokacija
memorije pri zbrajanju
 $10 + 5 + 18$

Program memory	
Address (hex)	Contents (hex)
0000	86
0001	0A
0002	8B
0003	05
0004	8B
0005	12
0006	B7
0007	20
0008	00
0009	
000A	
Data memory	
2000	
2001	
2002	
2003	

Instruction 1—LOAD

Instruction 2—ADD





Instruction 3—ADD

Instruction 4—STORE


9

A microcomputer program segment for adding $10 + 5 + 18$

Primjeri instrukcija




Analiza load instrukcije




11


MIKROPROCESOR



(a) Plastic 40-pin DIP microprocessor




(b) Ceramic 40-pin DIP microprocessor



(Top view)

(c) Pin numbering on plastic 40-pin DIP IC




(Top view)

(d) Pin numbering on ceramic 40-pin DIP IC


Opis čipa mikroprocesora

12




Pin name	Purpose	Input or output
GND , +5 V, -5 V, +12 V	Power supply connections	Inputs
$\phi 1$, $\phi 2$	Clock signals	Inputs
D_0 - D_7	Data lines	Bidirectional
A_0 - A_{15}	Address lines	Outputs
$SYNC$	Synchronizer	Output
$DBIN$	Data input strobe	Output
$WAIT$	MPU in wait state	Output
WR	Write strobe	Output
$HLDA$	Hold acknowledge	Output
$INTE$	Interrupt acknowledge	Output
$READY$	Data input stable	Input
$HOLD$	Hold request	Input
INT	Interrupt request	Input
$RESET$	Reset MPU	Input

Raspored i funkcija nožica (pinova) mikroprocesora Intel 8080 13




(a) Functional block diagram of the Intel 8080 microprocessor (Courtesy of Intel Corporation)



(b) Programming registers in the Intel 8080 CPU

15



Pinovi općenitog (generičkog) procesora


16

Pin name	Purpose	Input or output
GND, V_{cc}	Power supply connections	Inputs
X_1, X_2	Crystal connections for internal clock	Inputs
CLK	Clock signal	Output
A_0-A_{15}	Address bus	Outputs
D_0-D_7	Data bus	Bidirectional
$\overline{RD}$	Read control	Output
$\overline{WR}$	Write control	Output
$\overline{INTR}$	Interrupt request	Input
$\overline{RESET}$	Reset program counter	Input


Pinovi općenitog (generičkog) procesora

17


Koraci obrade prekida
na generičkom procesoru



18




Valni oblik signala vremenskog vođenja (clock)




Vremenski i strojni ciklusi instrukcije spremanja i zbrajanja

STORE instruction
Store contents of accumulator in memory location given by the next two bytes in program memory



(a) Timing and machine cycles for a store immediate instruction

ADD instruction
Add contents of accumulator to contents of next byte in program memory and leave sum in accumulator



(b) Timing and machine cycles for an add immediate instruction



Sadržaj memorije i instrukcije zbrajanja

Program memory		
Address (hex)	Contents (hex)	
2000	3A	Instruction 1—LOAD accumulator
2001	00	
2002	21	
2003	21	Instruction 2—LOAD <i>HL</i> register pair
2004	01	
2005	21	
2006	86	Instruction 3—ADD
2007	23	Instruction 4—INCREMENT <i>HL</i> register pair
2008	86	Instruction 5—ADD
2009	23	Instruction 6—INCREMENT <i>HL</i> register pair
200A	77	Instruction 7—STORE accumulator
200B		


Data memory	
Address (hex)	Contents (hex)
2100	0C
2101	0A
2102	07
2103	
2104	
2105	

Sum


21




Sadržaji registara pri izvođenju instrukcija za rad s podacima i adresiranje



Sadržaji registara pri izvođenju instrukcija za rad s podacima i adresiranje



Sadržaji registara pri izvođenju instrukcija za rad s podacima i adresiranje



(f) Instruction 6—increment *HL* register pair



(g) Instruction 7—store accumulator

Sadržaji registara pri izvođenju instrukcija za rad s podacima i adresiranje





Fig. 5-15 Setting up the stack in RAM

Rad sa stogom

Rad sa stogom
- obnavljanje sadržaja registra
vraćanjem sa stoga (POP)



PROGRAMIRANJE MIKROPROCESORA


Program memory		Program memory	
Address (hex)	Contents (binary)	Address (hex)	Contents (hex)
2000	00111110 ← Start of program	2000	3E ← Start of program
2001	10110100	2001	B4
2002	00101111	2002	2F
2003	00110010	2003	32
2004	00000000	2004	00
2005	00100001	2005	21
2006	01110110	2006	76
2007	·	2007	·
·	·	·	·
·	·	·	·
End of program		End of program	

(a) Binary machine code program

(b) Hexadecimal machine code program

BIN i HEX oblik strojnog koda programa

Mnemonic code for complement accumulator ASCII representation Translation from assembly language to machine language Machine code for complement accumulator



(a) Translation of assembly language mnemonic to machine code by an assembly program

Label	Mnemonic	Operand	Comments
	MVI	A, B4H	; Load accumulator with the data that immediately follows, which is B4H
	CMA		; Complement the contents of the accumulator
	STA	2100H	; Store the contents of the accumulator in memory location 2100H
	HLT		; Stop MPU

(b) Assembly language program

Program u simboličkom strojnom jeziku

29


Address (hex)	Contents (hex)	Label	Mnemonic	Operand	Comments
2000	3E		MVI	A,B4H	; Load accumulator with the data that immediately follows, which is B4
2001	B4				
2002	2F		CMA		
2003	32		STA	2100H	; Store the contents of the accumulator in memory location 2100H
2004	00				
2005	21				; Stop MPU
2006	76		HLT		

(c) Combined machine and assembly language program

Kombinirani strojni i simbolički oblik programa


30

POJEDNOSTAVLJENI INSTRUKCIJSKI SKUP




Programming model for the generic microprocessor


31




Aritmetičke instrukcije



Aritmetičke instrukcije




(a) The compare A with L instruction




(b) Effect on carry flag when the internal CPU binary subtraction occurs during the compare operation

33


Logičke instrukcije




(a) The AND immediate instruction



(b) The ANA M instruction




The OR A with L instruction



The rotate A right through carry instruction


34

Instrukcije za prijenos podataka




35

Instrukcije za prijenos podataka





36

Instrukcije za prijenos podataka (sa ulaza)




37

Instrukcije za grananje i skok u programu



38


Instrukcije za poziv i povratak iz potprograma



Program flow from main program to subroutine and back using call and return instructions


39

Instrukcije za poziv i povratak iz potprograma




10

PISANJE PROGRAMA



(a) Functional flowchart for adding three numbers



(b) Detailed flowchart

41

Sadržaj memorije i instrukcije za zbrajanje tri broja i spremanje zbroja


Data memory	
Address (hex)	Contents (hex)
2010	0F
2011	09
2012	06
2013	
← Sum	

Program memory	
Address (hex)	Contents (hex)
2020	21
2021	10
2022	20
2023	7E
2024	23
2025	86
2026	23
2027	86
2028	23
2029	77
202A	76

Instruction 1—Load *HL*.
 Instruction 2—Load *A* with first number
 Instruction 3—Increment *HL*.
 Instruction 4—Add second number
 Instruction 5—Increment *HL*.
 Instruction 6—Add third number
 Instruction 7—Increment *HL*.
 Instruction 8—Store sum
 Instruction 9—Stop


Memory contents and instructions for adding three numbers and storing the sum

NAČINI ADRESIRANJA




43

GRANANJE PROGRAMA



(a) Detailed flowchart for comparing and storing the larger number 44


PONAVLJANJE DIJELOVA PROGRAMA (PETLJE)



Flowchart of the counting problem that uses program loopin

45

POTPROGRAMI




(a) Functional flowchart for instrumentation problem

(b) Detailed flowchart for sample-add-multiply-store-and-loop-again instrumentation problem


46

POTPROGRAMI




47

SPAJANJE MIKROPROCESORA NA VANJSKE JEDINICE




48

Sučeljavanje prema ROM-u



Interfacing ROM with microprocessor




Timing diagram—MPU signals during ROM read operation

ROM	ROM word × 8 bit
0000	0000
0001	0001
0010	0010
0011	0011
0100	0100
0101	0101
0110	0110
0111	0111
1000	1000
1001	1001
1010	1010
1011	1011
1100	1100
1101	1101
1110	1110
1111	1111

Memory map

Sučeljavanje prema RAM-u




Interfacing RAM with microprocessor


0000	ROM 4k × 8
0FFF	
1000	
1FFF	
2000	4096 word × 8 bit RAM
2FFF	
	.
	.
	.
	.
	.
	.
	.
F000	
FFFF	

Memory map

Sučeljavanje prema RAM-u




Timing diagram—MPU and RAM signals during memory read operation



Timing diagram—MPU and RAM signals during memory write operation


51

Sučeljavanje prema ulazu/izlazu




52

Sučeljavanje prema 7-segmentnom pokazivaču




(a) Interfacing single LED output bit indicator




(h) Interfacing seven-segment display

53

Sučeljavanje prema tipkovnici




(a) Interfacing single switch input



(b) Interfacing keyboard input

54


Sučeljavanje prema ulazno/izlaznim pristupima



Interfacing with seven-segment display using Intel 8212 I/O port

55


Sučeljavanje prema ulazno/izlaznim pristupima



Timing diagram—I/O port signals during output mode

56


Sinkronizacija U/I prijenosa podataka prekidima



Interfacing with keyboard using the Intel 8212 I/O port with simple interrupt

57


Sinkronizacija U/I prijenosa podataka prekidima



Timing diagram—I/O port signals during input mode with simple interrupt

58

Dekodiranje adresa




0000	ROM
0FFF	4k
1000	
1FFF	
2000	RAM
2FFF	4k
3000	
3FFF	
4000	
4FFF	
5000	
5FFF	
6000	
6FFF	
7000	
7FFF	
8000	Outputs
8FFF	
9000	Inputs
9FFF	
A000	
AFFF	
B000	
BFFF	
C000	
CFFF	
D000	
DFFF	
E000	
EFFF	
F000	
FFFF	

Memory map for microprocessor-based system

59


Dekodiranje adresa




Using the 1-of-16 decoder as an address decoder

60

Dekodiranje adresa



(a) Logic diagram for fully decoding output device at address 8000H



(b) Logic diagram for fully decoding input device at address 9000H